This paper describes the fast-scale bifurcation phenomena of a single-stage single-switch power-factorcorrection (PFC) regulator comprising a boost stage operating in discontinuous conduction mode (DCM) and a forward stage operating in continuous conduction mode (CCM). The two stages combine into a single stage by sharing one main switch and one control loop. Using 'exact' cycle-by-cycle computer simulations, the e ects of various circuit parameters on fast-scale instabilities are studied. The results are qualitatively veriÿed by experimental measurements. This work provides a clear picture of how the variation of certain practical parameters can render such a circuit fast-scale unstable.
INTRODUCTION
The single-stage isolated power-factor-correction power supply (SSIPP) proposed by Redl et al. [1] is a cost-e ective design solution for power supplies that are required to provide a high power factor and a well-regulated dc output voltage. The circuit typically takes the form of a cascade combination of a discontinuous conduction mode (DCM) boost converter and a dc-dc converter. Automatic power factor correction (PFC) is provided by virtue of the DCM operation of the boost stage. The dc-dc converter stage, operating in either mode, provides a regulated output voltage via a voltage feedback loop. Operating the dc-dc converter stage in DCM at constant frequency enjoys constant voltage stress of the storage capacitor irrespective of the magnitude of the output load [1, 2] , but is generally 2. SYSTEM DESCRIPTION The single-stage isolated PFC converter under study is shown in its original form in Figure 1 [1] . It can be modelled as a cascade connection of a boost converter and a buck converter, which are driven synchronously under one switching pulse-width-modulation (PWM) signal, as shown in Figure 2 [27] . The control uses a simple PWM scheme, in which a control voltage v con is compared with a sawtooth signal to generate a PWM signal to drive the switches. The sawtooth signal is given by where V L and V U are the lower and upper voltage limits of V ramp , and T is the switching period. The PWM signal is 'high' when v con ¿V ramp , and is 'low' otherwise. The control voltage v con is derived from a voltage feedback loop, i.e. Moreover, during the o -time of D 1 , the circuit state is constrained to lie in the space deÿned by the zero value of current i 1 . Thus, i 1 can be ignored for State C. Then, according to the circuit topology in each state, we can write the state equations as follows:
where e(t) =Ê| sin(!t)| is the input voltage andÊ is the amplitude of the input voltage, the state vectors are deÿned as
The system matrices for this converter are
where all component symbols are as deÿned in the circuit diagram shown in Figure 2 . We generally observe that fast-scale instability occurs near the two ends of a half-line cycle, as shown in Figure 3 for di erent values of the feedback gain k for C 1 = 100 F Figure 4 shows the corresponding phase portraits of the sampled input current i 1 and voltage v C . Of engineering importance is the existence (and location) of the critical bifurcation points along the line cycle as it a ects the peak current value of the input current and hence the current stress on the switch. We denote the two critical points in terms of phase angle Â c1 = !t 1 and Â c2 = !t 2 , where ! is the line angular frequency. As we observe in the simulations, the converter fails to maintain the expected stability operation in intervals corresponding to Â¡Â c1 and Â¿Â c2 . Figure 5 plots the two critical phase angles Â c1 and Â c2 as functions of the feedback gain k and V ref .
E ects of varying feedback gain and reference output voltage
We can obtain from the simulation results that the width of the stable region [Â c1 ; Â c2 ] decreases as k increases while it increases as V ref increases. Furthermore, for a certain reference output voltage V ref , there is a critical value of feedback gain k c , above which the operation has regions of fast-scale instability. Likewise, for a given feedback gain k, there is a critical reference output voltage V ref c , below which the operation has regions of fast-scale instability. Consequently, these critical parameter values deÿne a stability boundary dividing the parameter space of the feedback gain and the reference output voltage, as shown in Figure 6 . In brief, fast-scale instability develops as the feedback gain increases; and likewise as the output voltage level decreases. Figure 7 plots the two critical phase angles Â c1 and Â c2 as functions of the rms value E of input voltage e(t) for C 1 = 100 F and k = 0:18. As can be seen from the results, the width of the stable region decreases as E increases. Furthermore, when E reaches a certain value, the system operates in full-bifurcation and the stable interval is replaced completely by perioddoublings and chaos. Thus, we observe that fast-scale instability develops as the input voltage increases. Figure 8 plots the two critical phase angles Â c1 and Â c2 as functions of load resistance R for C 1 = 100 F and V ref = 90 V. The width of the stable region decreases as R increases. In other words, fast-scale instability generally occurs and deteriorates as output power decreases. Furthermore, when the system is under normal operation (for a relatively smaller k), for a given reference output voltage V ref , if we increase the load resistance R, the operation mode of the single-stage PFC converter will change. That is, for smaller R, the converter operates in DCM-CCM, when R reaches a certain value, the converter operates in DCM-DCM. shows the boundary in the parameter space of load R and output reference voltage V ref for di erent operating modes.
E ects of varying input voltage

E ects of varying load resistance
Simulation results for a di erent storage capacitor
We now examine the system when the capacitance C 1 = 20 F and the feedback gain k is smaller. We observe that, unlike in the case for C 1 = 100 F, fast-scale instability grows in the middle of a half-line cycle, i.e. the regions near the zero-crossings being fast-scale stable. Similarly, we denote the two critical points in terms of phase angle as Â c2 and Â c1 and the corresponding unstable region is [Â c2 ; Â c1 ]. Figure 11 plots the two critical phase angles Â c1 and Â c2 as functions of the feedback gain k and V ref . Here, we observe that the converter fails to maintain the desired stable operation in the interval Â c2 ¡Â¡Â c1 . We can also obtain from the simulation results that the width of the bifurcation region [Â c2 ; Â c1 ] increases as k increases while it decreases as V ref increases. 
E ects of storage capacitance on fast-scale instability
In the foregoing, we observe apparently di erent instability manifestations. Speciÿcally, when the feedback gain k is ÿxed, for C 1 = 100 F, the growth of fast-scale instability takes place near zero-crossings of the line cycle, whereas for C 1 = 20 F, such fast-scale instability occurs near the high input-voltage regions of the line cycle. In this subsection, we present a detailed inspection of the e ect of the size of the storage capacitance. Extensive simulations have been performed to track the values of the critical phase angles as C 1 increases. The results are shown in Figure 12 . There is no sudden jump of the critical phase angles as the storage capacitance varies. Instead, a continuous transition has taken place, as clearly illustrated in Figure 12 . This general transition, giving rise to the di erent locations of stability regions observed for di erent values of storage capacitance, are due to the phase shift of the storage capacitor voltage. Such a trend is generally observed for di erent values of feedback gain k. Furthermore, the width of the stable region increases as C increases.
Remarks on practical design applications. The usefulness of the foregoing analysis lies in the systematic identiÿcation of the parameter regions within which the system operates without being fast-scale unstable. However, as for any practical non-linear system, the above analysis has been carried out by numerical computation and no general closed form expressions can be derived for the parameter regions. Nonetheless, the approach we have derived in the foregoing can be used to ÿnd the operating parameter regions for any given set of circuit parameters. Speciÿcally, we have identiÿed several important parameters that a ect fast-scale instability and how fast-scale instability occurs relative to variations of these parameters. Thus, there are two general approaches one may take when designing such PFC voltage regulators. First, the above results have clearly provided the behaviour trends in terms of the directions in which parameter changes may cause fast-scale instability. Thus, when fast-scale instability occurs, engineers would have a clear idea as to which operating parameters are relevant to the problem and how (in which directions) they should be adjusted in order to prevent the system from being fast-scale unstable. Second, more formally, we may derive the operating parameter regions numerically using the aforedescribed procedure. Based on the computed stable regions, we may select the set of operating parameters to guarantee fast-scale stability of the system.
EXPERIMENTAL VERIFICATIONS
A circuit prototype of the SSIPP under study has been constructed for veriÿcation purposes, as shown in Figure 13 . Our emphasis here is the qualitative behaviour and the e ects of parameter variations. We stress that absolute veriÿcation of a particular set of simulation results is meaningless for this kind of qualitative study. Also, for reasons of practical feasibility, our experimental circuit has a transformer isolation, which also steps down the output voltage, thus necessitating the use of a larger output capacitor for achieving the same output ripple content. The values of the basic components used are L 1 = 100 H, L 2 = 600 H, C 2 = 1000 F, which ensure the converter operates in the expected mode at 100 kHz. The others are varied in the experiments and will be reported individually. We will henceforth focus on examining the e ects of varying the various parameters and verify the general stability trends reported in the previous section. Figure 14 shows the measured waveforms of output current, storage capacitor voltage and input current for two feedback gains. The waveforms on the right clearly show substantial fast-scale instability, verifying that fast instability develops when the feedback gain increases. Figure 15 shows the waveforms for two input-voltage values. Here, we verify that fast-scale instability becomes more severe (with larger part of the line cycle being fast-scale unstable) when the input voltage increases. Furthermore, Figure 16 shows the relevant waveforms for two output power levels, and we verify that fast-scale instability develops when the power decreases. Finally, Figure 17 shows the same waveforms for two output voltage. Closer inspection of the waveforms shows that fast-scale instability is more severe (with larger part of the line cycle being fast-scale unstable) when the output voltage decreases.
CONCLUSION
Power factor correction has become an important design consideration for switching power supplies. For low-power applications (below 200 W), a cost-e ective solution is to use a single-stage design in which the power-factor-correction stage is integrated with the dc-dc power stage [1] . Such a design utilizes discontinuous conduction mode of operation of the boost stage to simplify the power-factor-correction control. In this paper we have performed a detailed study of the fast-scale bifurcation behaviour of this converter when the boost stage is operating in discontinuous conduction mode and the forward stage in continuous conduction mode. We have investigated into the e ects of various parameters on the stability of the system. Such fast-scale stability problems are important as they a ect the peak current stresses imposed on the switching devices. The results obtained here will help engineers diagnose the causes of fast-scale instability when it occurs in single-stage PFC power supplies.
